This paper discusses the process of generating abstract graphical models from VHDL. This process can be utilized to enhance the maintenance and comprehensibility of legacy textual code by transforming it into more readable and comprehensive models. The paper proposes use of a different diagrammatic language in this field, an alternative to UML. The proposed language is applied to describe the AND gate and half-adder and also to model a vending machine. The resultant high-level descriptions provide a viable tool for understanding VHDL code written by someone else and for documenting, communicating among team members, and teaching of VHDL.
INTRODUCTION
Hardware description languages such as VHDL (VeryHigh-Speed-Integrated-Circuit Hardware Definition Language) are indispensable tools in VLSI and embedded systems. Physical design and verification of IC using FPGA (Field Programmable Gate Arrays) and Perl require these languages. The current industry standards for programming an FPGA (2015) are VHDL and Verilog, but these are very low level and the tools available are difficult to use [1] . These languages "are very verbose, the syntax is rigid and error prone, and they often lack advanced editor support (found for high-level programming languages). These languages can generate sub-optimal, faulty hardware which can be very difficult to debug" [2] . Additionally, "Designing a complete system consisting of a hardware architecture and a programming language and compiler usually involves the use of multiple design languages and environments. … This makes the integration of the various layers in the system a very complex task" [3] .
Focusing on VHDL, the current approach to VHDL design views the system as a black box based on the classical model of input-process-output. System behavior is expressed in terms of processes, data flow, and structural aspects, preconceived as components or blocks. Some software-related concepts such as variables, files, procedures, and functions are also used. Notions for event-based and synchronous/ asynchronous hardware synthesis are used; however, the code for VHDL "is textual and often hard to maintain especially for complex systems where the need for a more readable notation is mandatory" [4] . Over the years, the increased number and complexity of distinct functionalities in this context have caused an increase in the number of errors or bugs introduced during the design phase.
As a possible solution to this problem [5] , we propose adopting a higher-level abstract description of the design. To achieve this aim, so-called model-driven engineering uses graphical languages such as Unified Modeling Language (UML). In such an approach, the high-level abstracted model is refined to achieve the level of system implementation using components available in a target execution platform [6] . "System implementation relies strongly on the created models, and hence, an undetected error in any model is easily propagated to latter design phases, increasing its repair cost" [7] .
Although increasing the abstraction level during design is good to manage complexity, the higher the abstraction level is, more are the chances of ambiguous or erroneous interpretations of the same specification. As UML allows specification of overlapping information (i.e. the same feature can be specified with different diagrams and/or elements), the produced model can be ambiguous. [7] The behavior specified within UML models can be simulated to trace executed actions to enable analysis of the obtained results. Or, systems can be generated from UML models, as in the case of generation of VHDL descriptions [8] [9] . The generated VHDL code is used in FPGA systems; accordingly, system behavior is described and verified before the design into real gates and wires. "However, …, the transformation of UML models into … VHDL …, is not yet well diffused, opening room for research on this subject" [9] . Some works in this area use definition and internal bloc SysML diagram generation from VHDL code [10] [11] . Other techniques generate an XML format from SysML diagrams, then generate VHDL code from XML [12] .
A related process gaining more interest in the hardware domain is the process of generating abstract graphical models Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from Permissions@acm.org. ICC '17, March 22 2017, Cambridge, United Kingdomfrom textual low-level models or programming language code [13] . This process can be used to enhance "the maintenance and comprehensibility of legacy textual code by transforming it into more readable and comprehensive models… it will enable both hardware and software designers to maintain and comprehend …VHDL code" [4] . This paper proposes the use of an alternative to UML for use as a diagrammatic language in this field. Though the proposed language, called the Flow Machine (FM) model, is being tested in other areas of design, the purpose of this paper is limited to adopting the new language for generating graphical models from VHDL code. The long-term goal is for this reverse engineering approach to lead to its more general usage, with the behavior of a system specified within FM generating VHDL descriptions. We claim that the proposed diagrammatic language can be used to understand VHDL code written by someone else, to incorporate parallelism from the VHDL files, and for documentation, team communication, and teaching VHDL. FM identifies modules and signals and shows different "flows" to distinguish and recognize various functionalities and their controls, resulting in a better overall understanding of the VHDL source code.
FM has been utilized in several software engineering applications [14] [15] [16] [17] [18] [19] [20] . The next section briefly reviews some of its features. The example in this section is a new contribution. Section 3 applies FM to model AND gates, half-adders, and a vending machine.
FLOWTHING MACHINES
A flowthing machine is a diagrammatic abstraction of a system from the perspective that things flow through five stages: creation, processing, receiving, release, and transfer ( Figure 1 ) that are used to support modeling.
The basic machine is a generalization of the classical stages of input, process, and output. A machine triggers other machines, denoted by dashed arrows. A sphere is the environment of a flow.
Example: Fakhroutdinov [21] uses UML to model, analyze, and document various software projects and includes many examples on his popular UML reference website. One of his diagrams models the existence of several states of water: liquid, vapor, solid, and plasma, shown partially in Figure 2 . Figure 3 shows the corresponding FM representation. First, four cycles of transition can be identified.
(i) Liquid water to ice (1) and vice versa (2).
(ii) Liquid water to vapor (3) and vice versa (4).
(iii) Vapor to ice (5) and vice versa (6) (iv) Vapor to plasma (7) and vice versa (8) We will explain only the transition from liquid water to ice (1) and vice versa (2) (9) is created (exists, 10), released (11) , and transferred (12) to freezing (13) , where it is processed to trigger (1) the creation of ice (14) .  The ice (14) is transferred to melting (15) where it is processed (16) to trigger (2) the creation of liquid water (9) . The other transitions can be explained in a similar way.
Note that, in Figure 3 , the states of liquid water, vapor, ice, and plasma are conceptualized as machines that create, release, and transfer, e.g., the liquid water machine that creates (10), releases (11) , and transfers (12) . They are also conceptualized as things, e.g., the liquid water machine includes several submachines such as the (physical) water thing, the color thing, and the chemical composition thing (Figure 4) . For the sake of simplicity, where there is a single sub-machine in a machine, only one box is drawn instead of two (e.g., the case of the Liquid water machine and the Water itself sub-machine. To illustrate this further, Figure 5 shows a Person machine that includes submachines of the person's physical self, food, and feelings.
The FM description shown in Figure 3 is a complete schema of the phases of water. It looks complex because it includes all conceptual specifications of stages, flow, and triggering. If the purpose is just to show a general feature of the transformations among phases of water, a simplified diagram can be produced from Figure 3 after different stages of flows, flow arrows, and triggering are eliminated, as shown in Figure 6 . This last figure can be converted to Fakhroutdinov's UML state diagram with few orientations. But Fakhroutdinov's UML state diagram is not a technical schema. It would be analogous to representing the architectural drawing of a building (or a machine schema) with a simplified diagram of labeled geometric spaces.
APPLYING FM TO HARDWARE
The current approach to VHDL design views a system as a black box based on the classical model of input-process-output. System behavior is expressed using processes, data flow, and structural aspects preconceived as components or blocks. Some software-related concepts such as variables, files, procedures, and functions are also used. Notions for event-based and synchronous/asynchronous hardware syntheses are used.
AND gate
We start by discussing representation of the AND gate as shown in Figure 7 . The figure shows both the classical (left) and FM (right) representations of the gate. In comparison with the FM representation, the classical diagram is a type of "short-hand" that hardly captures the semantics of the AND operation. In the FM representation, A and B are machines that can be characterized by other descriptors such as length, besides the signals themselves (see the abstraction of Person in Figure 5 ). A and B are also (physical) flow things that are received in the gate to flow to the ANDing circuitry where they are ANDed to create the result Y.
Note that FM can be used to model the gate and its electronic components (e.g., resistors and transistors). If there are no physical areas in the gate where A and B can be identified, their machines can be eliminated from Figure 7 . It is not difficult to see that a programming language that "mirrors" the FM diagram can be developed. A sample code for such language is shown in Figure 10 ;\. Because the main objective of this paper is to demonstrate the viability of the FM model as a diagrammatic tool for describing hardware, we do not pursue the development of such language here.
Half-Adder
As another example, FM can be used as a high-level description of VHDL code that models a half-adder, as shown in Figure 11 . Figure 12 shows the corresponding FM representation.
Similar to the discussion of the AND gate, the half-adder has three main operations:
(a) Declaring A and B as memory locations.
(b) Producing the carry-out C with the ANDing process. (c) Producing sum S with the XORing process. Figure 12 models the the VHDL semantics. First, A and B are retrieved from memory (circles 1 and 2) and flow to the halfadder (3 and 4) to trigger the creation of S and C.
It is also possible to use intermediate language to translate an FM diagram into an actual design, as shown in Figure 13. 
VENDING MACHINE
Monga and Singh [22] describe design of a vending machine using Finite State Machine Model.
I. When the user puts in money, money counter tells the control unit, the amount of inserted money. II. When the user presses the button to purchase the item, the control unit dispenses the product if correct amount is inserted. III. If there is any change; machine will return it to the user. IV. The machine will demand for servicing when the products are not available inside the machine. [22] The authors explain their methodology of design using a flow diagram, shown in figure 14 . Figure 15 shows the Finite State Machine Diagram for a vending machine. In showing these diagrams, the purpose is not to to give a fair description of Monga and Singh's [22] model but to facilitate contrasting them with the FM diagram. Figure 16 shows the FM representation of such a vending machine. First, the user pushes a button to select a certain product (1); the action is received by the machine (2) to trigger a report from the storage machine of that product of the count of items in the machine (3) (4) (5) . If the stock of the selected product is empty (6), the machine displays the message "Empty" (7); otherwise (8) , it displays the instruction "Insert coins" (9) . Displaying "Inset coins" triggers (10) the user to insert coins (11) that flow to the machine (12) , where the coins are processed (13) and kept in temporary storage (14) . Then it will check the value of the coins (15) : If the coins are equal to the required price (16) If the coins are not equal to the price (23), this triggers initialization of a timer (24) that counts a certain waiting time (25) that when exceeded triggers the release (26) of the coins back to the user (27). This is a typical race condition in which the timer will be neglected if the user inserts another coin and the new amount is equal to the product price.
Contrasting such an FM model with Monga and Singh's [22] diagrams shows the suitability of FM for documentation, team communication, and teaching of VHDL.
CONCLUUSION
This paper has considered the process of generating abstract graphical models from VHDL. The paper proposes using an alternative diagrammatic language to UML in this field. The resultant high-level description seems to provide a viable tool that can be used to understand VHDL code written by someone else and for documentation, team communication, and teaching of VHDL. Future research will explore further examples of VHDL and other hardware description languages; furthermore, it will explore generating VHDL from FM descriptions.
